SYZYGY Specification
Version 1.1
Software, documentation, samples, and related materials are

Copyright © 2017-2018 Opal Kelly Incorporated.

Opal Kelly Incorporated
Portland, Oregon
http://www.opalkelly.com

All rights reserved. Unauthorized duplication, in whole or part, of this document by any means except for brief excerpts in published reviews is prohibited without the express written permission of Opal Kelly Incorporated.

Opal Kelly and FrontPanel are registered trademarks of Opal Kelly Incorporated.

SYZYGY, the SYZYGY Logo, and the Opal Kelly Logo are trademarks of Opal Kelly Incorporated.

Digilent PMOD is a trademark of Digilent Corporation. All other trademarks referenced herein are the property of their respective owners and no trademark rights to the same are claimed.

Revision History:

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2017-08-07</td>
<td>1.0</td>
<td>Initial release.</td>
</tr>
<tr>
<td>2018-04-20</td>
<td>1.0.1</td>
<td>Removed the R_GA table and instead refer to the SYZYGY DNA Specification 1.0.</td>
</tr>
<tr>
<td>2019-07-15</td>
<td>1.1</td>
<td>Added TXR-4 transceiver peripheral specification. TXR transceiver peripheral of the original 1.0 version has been renamed TXR-2. Added a note to Table 6 that “Peripherals should connect unused pins to ground.” Added a note to Table 6 that “Peripherals should leave these pins unconnected if not used.” Added a note about AC-coupling to transceiver signal descriptions. Additional formatting updates to aid navigation and reading and typo fixes. Additional requirement added for peripherals to prevent driving I/O until VIO is up.</td>
</tr>
</tbody>
</table>
1. Introduction

SYZYGY® is an open standard for connecting high performance peripherals to FPGA systems using a commodity connector and common electrical specification. This document contains the official specification for the SYZYGY standard. Additional companion documentation is available for carrier and peripheral designers at the link below:

https://docs.opalkelly.com/display/SZG/SYZYGY

1.1. Overview

SYZYGY was created to fill the cost and performance gap between existing peripheral standards such as Digilent PMOD and FMC (VITA 57.1). Although not specifically required, this standard is most applicable to FPGA-based carriers.

SYZYGY advantages:

- Supports high-speed single-ended and differential signaling up to 25 Gbps
- Utilizes compact, high-density connectors for small, single-purpose peripherals
- Facilitates wired remote peripherals using cable-compatible connectors
- Enables low-cost assembly using commodity SMD technologies

SYZYGY target peripherals:

- High speed data acquisition (ADC)
- High speed DAC
- Image capture
- Software-defined radio
- Video input and output
- Multi-channel I/O
- Digital communications
- SYZYGY target applications:
  - High performance prototypes
  - Evaluation systems for high-performance semiconductors
  - Systems integration and testing

1.2. Features

The SYZYGY specification defines three types of peripherals: standard, transceiver TXR-2, and transceiver TXR-4.

Standard SYZYGY features:

- 40-pin 0.8mm Samtec connector
- 5V, 3.3V fixed voltages
- Programmable VIO supply
- MCU for peripheral personality and VIO setting
- 8 differential pairs (or 16 single-ended signals)
- 12 additional single-ended signals
• Dedicated clock inputs/outputs

Transceiver SYZYGY features:

• 40-pin 0.5mm Samtec connector
• 5V, 3.3V fixed voltages
• Programmable VIO supply
• MCU for peripheral personality and VIO setting
• 18 additional single-ended signals
• Dedicated clock inputs / outputs
• TXR-2 ports have 4 transceiver pairs and reference clock for high-performance I/O
• TXR-4 ports have 8 transceiver pairs and reference clock for high-performance I/O

1.3. Terminology

<table>
<thead>
<tr>
<th>Term</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>carrier</td>
<td>The host-side component in an SYZYGY system. A carrier includes a host, a system controller, a power supply system, and one or more ports.</td>
</tr>
<tr>
<td>host</td>
<td>The semiconductor device to which pod I/O are connected to on a carrier. Typically an FPGA.</td>
</tr>
<tr>
<td>SmartVIO controller</td>
<td>The I2C master for all ports on a carrier. Manages VIO configuration.</td>
</tr>
<tr>
<td>pod</td>
<td>A peripheral component in an SYZYGY system. A pod connects to a port on a carrier. A pod may be one of three types: standard, transceiver TXR-2, or transceiver TXR-4.</td>
</tr>
<tr>
<td>port</td>
<td>A socket on a carrier for connecting a pod. Ports may be one of three types: standard, transceiver TXR-2, or transceiver TXR-4.</td>
</tr>
<tr>
<td>standard pod/port</td>
<td>An interface type which supports single-ended and differential pair I/O over a 40-pin connector.</td>
</tr>
<tr>
<td>transceiver pod/port</td>
<td>An interface type which supports single-ended and differential pair transceiver I/O over a 40-pin connector with differential pair spacing. This term generally applies to both TXR-2 and TXR-4 unless otherwise specified.</td>
</tr>
<tr>
<td>single-wide pod</td>
<td>A pod which utilizes one port on a carrier.</td>
</tr>
<tr>
<td>double-wide pod</td>
<td>A pod which utilizes two adjacent ports of the same type on a carrier.</td>
</tr>
<tr>
<td>VIO group</td>
<td>A group of ports on a carrier which share the same VIO power supply rail.</td>
</tr>
<tr>
<td>pMCU</td>
<td>The peripheral microcontroller unit. Each pod includes a pMCU with non-volatile memory for storage of hardware parameters, communicated to the SmartVIO controller over I2C.</td>
</tr>
<tr>
<td>SmartVIO</td>
<td>A means of automatically configuring the VIO voltage for a VIO group using the hardware parameters of the pods connected to that group.</td>
</tr>
<tr>
<td>P2C</td>
<td>Denotes the directionality of a clock or data signal which originates at the pod and terminates at the carrier.</td>
</tr>
<tr>
<td>C2P</td>
<td>Denotes the directionality of a clock or data signal which originates at the carrier and terminates at the pod.</td>
</tr>
</tbody>
</table>
1.4. System Components
The SYZYGY system consists of two main components: carriers and pods. The carrier integrates a host, a SmartVIO controller, and power supply rails for one or more pods. Three types of pods are defined: standard, transceiver TXR-2, and transceiver TXR4. A pod connects to a port of the same type on the carrier, either by direct board-to-board mating or by cable.

1.4.1. System Block Diagram

![Figure 1. SYZYGY System Block Diagram](image)

1.4.2. Carrier
A carrier includes three functions: a host, power supplies for peripherals, and a SmartVIO controller. The host is the I/O endpoint for the pods connected to the carrier and is expected to be an FPGA. The SmartVIO controller may be separate or integrated with the host (an FPGA with an integrated system-on-chip, for example).

A carrier includes one or more ports for connecting pods. Three types of ports are defined: standard, transceiver TXR-2, and transceiver TXR4. A pod may plug directly into a port on a carrier board, or it may be connected by a cable. Ports are separated into VIO groups, and each VIO group is assigned a single VIO voltage which is automatically configurable by the SmartVIO controller.
The SmartVIO controller serves as the I²C master for all connected pods. At startup, the controller retrieves the hardware definition stored in the non-volatile memory of the MCU on each connected pod. The controller then configures VIO using a voltage that is compatible with all pods within the group.

1.4.3. Pod

A pod is a peripheral component that attaches to a carrier via a port. Three types of pods are defined: standard, transceiver TXR-2, and transceiver TXR4. While the three types are similar in pinout and form factor, transceiver pods include dedicated transceiver connections to the host and a special connector type with differential pair spacing for increased isolation between pairs.

Mechanically, each pod type has a defined width, but there is no requirement for the length of a pod or its stand-off height when mounted directly to a carrier board.

A standard pod supports single-ended and differential I/O over a 40-pin connector with 0.8-mm pitch. The width of a standard pod is 45 mm.

A transceiver pod supports single-ended and differential transceiver I/O over a 40-pin connector with 0.5-mm pitch and differential pair spacing (every third pin position unused). The width of a transceiver pod is 50 mm.

A pod must include an MCU with non-volatile storage used for storing a set of parameters which describe the pod’s functionality and VIO requirements. When connected to a carrier, these parameters are read by the SmartVIO controller and are used for configuring system parameters such as VIO voltage. See Section 5 for more details.
2. Pinouts and Signal Descriptions

The pod pinout tables below indicate the physical arrangement of the pins along the connector. Standard and transceiver pods both use dual-row connectors with 40 total pin positions (20 per side) plus a center ground spine (not shown in the tables).

The pinout and signal description tables below describe the set of connections available on a fully-populated port. However, some of the signal connections listed are optional and may not be supported on all ports and carriers.

All mentions of transmit (TX) and receive (RX) are relative to the host (i.e. carrier).

A carrier is not required to connect all I/O pins on a port, but the following **I/O Population Rules** must be observed:

1. On standard and transceiver ports, I/O must be filled along the connector in order of pin number. In other words, lower ordinal pin numbers must be connected before higher ordinal pin numbers.
2. On a standard port, signals which are capable of differential I/O must be connected before signals which are single-ended only.
3. On a standard port, only pins 5-20 are considered to be capable of differential I/O signaling.

The following figure shows the orientation of the connector relative to the carrier and the pod boards. In this top-down view, the connector pair is sandwiched between the two boards.

Note: The diagram below shows the recommended placement of a port on the carrier such that the peripheral hangs off the edge of the carrier. Non-edge placement of a port is allowed but carrier manufacturers should provide additional information to customers to help them evaluate peripheral compatibility.

![Carrier and Port Orientation with Pin Numbering](image)

**Figure 2. Carrier and Port Orientation with Pin Numbering**
### 2.1. Standard Pod/Port Pinout

**Table 2: Standard Pod / Port Pinout**

<table>
<thead>
<tr>
<th>Pin Num</th>
<th>Signal Name</th>
<th>Pin Num</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SCL</td>
<td>2</td>
<td>+5V</td>
</tr>
<tr>
<td>3</td>
<td>SDA</td>
<td>4</td>
<td>R_GA</td>
</tr>
<tr>
<td>5</td>
<td>S0_D0P</td>
<td>6</td>
<td>S1_D1P</td>
</tr>
<tr>
<td>7</td>
<td>S2_D0N</td>
<td>8</td>
<td>S3_D1N</td>
</tr>
<tr>
<td>9</td>
<td>S4_D2P</td>
<td>10</td>
<td>S5_D3P</td>
</tr>
<tr>
<td>11</td>
<td>S6_D2N</td>
<td>12</td>
<td>S7_D3N</td>
</tr>
<tr>
<td>13</td>
<td>S8_D4P</td>
<td>14</td>
<td>S9_D5P</td>
</tr>
<tr>
<td>15</td>
<td>S10_D4N</td>
<td>16</td>
<td>S11_D5N</td>
</tr>
<tr>
<td>17</td>
<td>S12_D6P</td>
<td>18</td>
<td>S13_D7P</td>
</tr>
<tr>
<td>19</td>
<td>S14_D6N</td>
<td>20</td>
<td>S15_D7N</td>
</tr>
<tr>
<td>21</td>
<td>S16</td>
<td>22</td>
<td>S17</td>
</tr>
<tr>
<td>23</td>
<td>S18</td>
<td>24</td>
<td>S19</td>
</tr>
<tr>
<td>25</td>
<td>S20</td>
<td>26</td>
<td>S21</td>
</tr>
<tr>
<td>27</td>
<td>S22</td>
<td>28</td>
<td>S23</td>
</tr>
<tr>
<td>29</td>
<td>S24</td>
<td>30</td>
<td>S25</td>
</tr>
<tr>
<td>31</td>
<td>S26</td>
<td>32</td>
<td>S27</td>
</tr>
<tr>
<td>33</td>
<td>P2C_CLKP</td>
<td>34</td>
<td>C2P_CLKP</td>
</tr>
<tr>
<td>35</td>
<td>P2C_CLKN</td>
<td>36</td>
<td>C2P_CLKN</td>
</tr>
<tr>
<td>37</td>
<td>RSVD</td>
<td>38</td>
<td>RSVD</td>
</tr>
<tr>
<td>39</td>
<td>VIO1</td>
<td>40</td>
<td>+3.3V</td>
</tr>
</tbody>
</table>
2.2. Standard Pod/Port Signal Description

A pod shall not output any signals to the carrier until the VIO supply has been enabled. All pod outputs (including single-ended, differential, clock, and transceiver) must remain at 0 V or in a high-impedance state until VIO has reached a “good” state as determined by the pod. The MCU may be used for the purpose of detecting VIO and gating device outputs or power supplies appropriately to prevent driving outputs into the carrier before VIO is available.

Table 3 below lists the signal groups on the standard port, their direction, and a brief description.

Table 3: Standard Pod / Port Signal Descriptions

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>5V</td>
<td>C2P</td>
<td>Fixed 5-V supply, provided by carrier</td>
</tr>
<tr>
<td>3.3V</td>
<td>C2P</td>
<td>Fixed 3.3-V supply, provided by carrier</td>
</tr>
<tr>
<td>VIO</td>
<td>C2P</td>
<td>I/O supply, provided by carrier</td>
</tr>
<tr>
<td>SCL</td>
<td>C2P</td>
<td>I2C clock, provided by SmartVIO controller</td>
</tr>
<tr>
<td>SDA</td>
<td>BIDIR</td>
<td>I2C data</td>
</tr>
<tr>
<td>R_GA</td>
<td>C2P</td>
<td>Geographical address resistor. See Section 5, “SmartVIO”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>R_GA is a pulldown to ground on the carrier. The value of R_GA is unique to each port. On the pod, this line is connected to a pullup resistor. The resulting voltage, measuring using an ADC channel on the pMCU, is used to determine the pod’s geographical address on the carrier (i.e. I2C address).</td>
</tr>
<tr>
<td>D[7:0]{P</td>
<td>N}</td>
<td>BIDIR*</td>
</tr>
<tr>
<td>S[27:0]</td>
<td>BIDIR</td>
<td>Single-ended I/O</td>
</tr>
<tr>
<td>P2C_CLK{P</td>
<td>N}</td>
<td>P2C</td>
</tr>
<tr>
<td>C2P_CLK{P</td>
<td>N}</td>
<td>C2P</td>
</tr>
<tr>
<td>RSVD</td>
<td>-</td>
<td>Reserve for future use. Do not connect.</td>
</tr>
</tbody>
</table>

* Due to signal direction limitations on some FPGA devices, a carrier may support only unidirectional differential signaling. Ports on such a carrier must use odd ordinal signal names (e.g. D1P, D1N, D3P, D3N) for RX signals (peripheral to carrier) and even ordinal signal names (e.g. D0P, D0N, D2P, D2N) for TX signals (carrier to peripheral).
2.3. Transceiver Pod/Port Pinout (TXR-2)

A transceiver port is required to connect all transceiver lanes. Single-ended I/O may be partially-populated according to the I/O Population Rules above.

Table 4: TXR-2 Transceiver pod / port pinout

<table>
<thead>
<tr>
<th>Pin Num</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SCL</td>
</tr>
<tr>
<td>3</td>
<td>SDA</td>
</tr>
<tr>
<td>5</td>
<td>RX0P</td>
</tr>
<tr>
<td>7</td>
<td>RX0N</td>
</tr>
<tr>
<td>9</td>
<td>RX1P</td>
</tr>
<tr>
<td>11</td>
<td>RX1N</td>
</tr>
<tr>
<td>13</td>
<td>REFCLKP</td>
</tr>
<tr>
<td>15</td>
<td>REFCLKN</td>
</tr>
<tr>
<td>17</td>
<td>S2</td>
</tr>
<tr>
<td>19</td>
<td>S4</td>
</tr>
<tr>
<td>21</td>
<td>S6</td>
</tr>
<tr>
<td>23</td>
<td>S8</td>
</tr>
<tr>
<td>25</td>
<td>S10</td>
</tr>
<tr>
<td>27</td>
<td>S12</td>
</tr>
<tr>
<td>29</td>
<td>S14</td>
</tr>
<tr>
<td>31</td>
<td>S16</td>
</tr>
<tr>
<td>33</td>
<td>P2C_CLKP</td>
</tr>
<tr>
<td>35</td>
<td>P2C_CLKN</td>
</tr>
<tr>
<td>37</td>
<td>RSVD</td>
</tr>
<tr>
<td>39</td>
<td>VIO1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Pin Num</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>+5V</td>
</tr>
<tr>
<td>4</td>
<td>R_GA</td>
</tr>
<tr>
<td>6</td>
<td>TX0P</td>
</tr>
<tr>
<td>8</td>
<td>TX0N</td>
</tr>
<tr>
<td>10</td>
<td>TX1P</td>
</tr>
<tr>
<td>12</td>
<td>TX1N</td>
</tr>
<tr>
<td>14</td>
<td>S0</td>
</tr>
<tr>
<td>16</td>
<td>S1</td>
</tr>
<tr>
<td>18</td>
<td>S3</td>
</tr>
<tr>
<td>20</td>
<td>S5</td>
</tr>
<tr>
<td>22</td>
<td>S7</td>
</tr>
<tr>
<td>24</td>
<td>S9</td>
</tr>
<tr>
<td>26</td>
<td>S11</td>
</tr>
<tr>
<td>28</td>
<td>S13</td>
</tr>
<tr>
<td>30</td>
<td>S15</td>
</tr>
<tr>
<td>32</td>
<td>S17</td>
</tr>
<tr>
<td>34</td>
<td>C2P_CLKP</td>
</tr>
<tr>
<td>36</td>
<td>C2P_CLKN</td>
</tr>
<tr>
<td>38</td>
<td>RSVD</td>
</tr>
<tr>
<td>40</td>
<td>+3.3V</td>
</tr>
</tbody>
</table>
2.4. Transceiver Pod/Port Pinout (TXR-4)

A transceiver port is required to connect all transceiver lanes. Single-ended I/O may be partially-populated according to the I/O Population Rules above.

**Table 5: TXR-4 Transceiver pod / port pinout**

<table>
<thead>
<tr>
<th>Pin Num</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SCL</td>
</tr>
<tr>
<td>3</td>
<td>SDA</td>
</tr>
<tr>
<td>5</td>
<td>RX0P</td>
</tr>
<tr>
<td>7</td>
<td>RX0N</td>
</tr>
<tr>
<td>9</td>
<td>RX1P</td>
</tr>
<tr>
<td>11</td>
<td>RX1N</td>
</tr>
<tr>
<td>13</td>
<td>REFCLKP</td>
</tr>
<tr>
<td>15</td>
<td>REFCLKN</td>
</tr>
<tr>
<td>17</td>
<td>S2</td>
</tr>
<tr>
<td>19</td>
<td>S4</td>
</tr>
<tr>
<td>21</td>
<td>S6</td>
</tr>
<tr>
<td>23</td>
<td>S8</td>
</tr>
<tr>
<td>25</td>
<td>RX3P</td>
</tr>
<tr>
<td>27</td>
<td>RX3N</td>
</tr>
<tr>
<td>29</td>
<td>RX2P</td>
</tr>
<tr>
<td>31</td>
<td>RX2N</td>
</tr>
<tr>
<td>33</td>
<td>P2C_CLKP</td>
</tr>
<tr>
<td>35</td>
<td>P2C_CLKN</td>
</tr>
<tr>
<td>37</td>
<td>RSVD</td>
</tr>
<tr>
<td>39</td>
<td>VIO1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Pin Num</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>+5V</td>
</tr>
<tr>
<td>4</td>
<td>R_GA</td>
</tr>
<tr>
<td>6</td>
<td>TX0P</td>
</tr>
<tr>
<td>8</td>
<td>TX0N</td>
</tr>
<tr>
<td>10</td>
<td>TX1P</td>
</tr>
<tr>
<td>12</td>
<td>TX1N</td>
</tr>
<tr>
<td>14</td>
<td>S0</td>
</tr>
<tr>
<td>16</td>
<td>S1</td>
</tr>
<tr>
<td>18</td>
<td>S3</td>
</tr>
<tr>
<td>20</td>
<td>S5</td>
</tr>
<tr>
<td>22</td>
<td>S7</td>
</tr>
<tr>
<td>24</td>
<td>S9</td>
</tr>
<tr>
<td>26</td>
<td>TX3P</td>
</tr>
<tr>
<td>28</td>
<td>TX3N</td>
</tr>
<tr>
<td>30</td>
<td>TX2P</td>
</tr>
<tr>
<td>32</td>
<td>TX2N</td>
</tr>
<tr>
<td>34</td>
<td>C2P_CLKP</td>
</tr>
<tr>
<td>36</td>
<td>C2P_CLKN</td>
</tr>
<tr>
<td>38</td>
<td>RSVD</td>
</tr>
<tr>
<td>40</td>
<td>+3.3V</td>
</tr>
</tbody>
</table>
2.5. Transceiver Pod/Port Signal Description

A pod shall not output any signals to the carrier until the VIO supply has been enabled. All pod outputs (including single-ended, differential, clock, and transceiver) must remain at 0 V or in a high-impedance state until VIO has reached a “good” state as determined by the pod. The MCU may be used for the purpose of detecting VIO and gating device outputs or power supplies appropriately to prevent driving outputs into the carrier before VIO is available.

A transceiver port is required to connect all transceiver lanes. Single-ended I/O may be partially-populated according to the I/O Population Rules above.

Carriers must not include AC-coupling on transceiver lines to ensure compatibility with multiple standards. Peripherals shall provide AC-coupling, as appropriate.

Table 6: Transceiver pod / port signal descriptions

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>5V</td>
<td>C2P</td>
<td>Fixed 5-V supply, provided by carrier</td>
</tr>
<tr>
<td>3.3V</td>
<td>C2P</td>
<td>Fixed 3.3-V supply, provided by carrier</td>
</tr>
<tr>
<td>VIO</td>
<td>C2P</td>
<td>I/O supply, provided by carrier</td>
</tr>
<tr>
<td>SCL</td>
<td>C2P</td>
<td>I2C clock for SYZYGY DNA</td>
</tr>
<tr>
<td>SDA</td>
<td>C2P</td>
<td>I2C data for SYZYGY DNA</td>
</tr>
<tr>
<td>R_GA</td>
<td>C2P</td>
<td>Geographical address resistor. See Section 5, “SmartVIO”</td>
</tr>
<tr>
<td>RX[3:0]{P</td>
<td>N}</td>
<td>P2C</td>
</tr>
<tr>
<td>TX[3:0]{P</td>
<td>N}</td>
<td>C2P</td>
</tr>
<tr>
<td>REFCLK{P</td>
<td>N}</td>
<td>P2C</td>
</tr>
<tr>
<td>S[17:0]</td>
<td>BIDIR</td>
<td>Single-ended I/O</td>
</tr>
<tr>
<td>P2C_CLK{P</td>
<td>N}</td>
<td>P2C</td>
</tr>
<tr>
<td>C2P_CLK{P</td>
<td>N}</td>
<td>C2P</td>
</tr>
<tr>
<td>RSVD</td>
<td>-</td>
<td>Reserved for future use</td>
</tr>
</tbody>
</table>
3. Mechanical

A carrier includes one or more ports for attaching pods of various types. A port includes a Samtec mezzanine connector and a pair of mounting holes which are used either for direct board-to-board connection to a pod or attachment via cable. A pod board nominally overlaps the edge of the carrier board by 10 mm.

A standard pod board has a width of 45 mm, and a transceiver pod board has a width of 50 mm. The recommended length for standard and transceiver pods is 70 mm, but a pod may be sized according to the board area needed for the pod design.

The mezzanine connector must be placed centered between the two required mounting holes. These two mounting holes must be positioned as indicated in order to accommodate a compatible Samtec cable.

The four mounting holes shown outside the carrier PCB area are optional, but it is recommended that all pods include the two mounting holes at the end of the board opposite the mezzanine connector. These mounting holes may be used for securing the board to a mechanical chassis or platform. Recommended hole locations are shown, but there are no restrictions on quantity, location, or size.
3.1. Connectors

Standard pods and ports use a Samtec 40-pin QTE/QSE mating connector pair. The QTE/QSE series has a 0.8-mm pitch with equally spaced pins and a center ground spine.

Transceiver pods and ports use a Samtec 40-pin QTH-DP/QSH-DP mating connector pair. The QTH-DP/QSH-DP series has a 0.5-mm pitch.

The QSE and QSH connectors (carrier-side) have only one option for height. The QTE and QTH connectors (pod-side) are available in several different heights to provide flexibility in board-to-board mating heights. The nominal mated height for an SYZYGY system is 5.00 mm. See the Samtec documentation for additional options.

All of the specified connectors have optional latching features to help maintain mechanical stability between pod and carrier. The non-latching versions of these connectors are technically compatible with the latching connector footprints, but it should be noted that latching and non-latching connectors do not mate together properly and therefore should not be intermixed. Furthermore, latching versions of the cables were not available at the time this specification was released. Therefore, it is recommend that carrier and peripheral vendors use the non-latching versions for broadest compatibility.

All ports and pods have the option for screw-down retention using the mounting holes on either side of the connector.

Table 7: Standard and Transceiver Connector Part Numbers

<table>
<thead>
<tr>
<th>Device</th>
<th>Connector Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard Pod</td>
<td>Samtec QTE-020-xx-F-D-A</td>
<td>High-speed ground place header terminal, 40-pin, 0.8-mm pitch xx = 01 for 5.00 mm nominal mated height</td>
</tr>
<tr>
<td></td>
<td></td>
<td>See Samtec documentation for additional options.</td>
</tr>
<tr>
<td>Standard Port</td>
<td>Samtec QSE-020-01-F-D-A</td>
<td>High-speed ground plane header socket, 40-pin, 0.8-mm pitch</td>
</tr>
<tr>
<td>Transceiver Pod</td>
<td>Samtec QTH-020-01-F-D-DP-A</td>
<td>High-speed ground plane header terminal, 40-pin, 0.5-mm pitch, differential pair spacing</td>
</tr>
</tbody>
</table>
3.1.1. Cables

In addition to direct board-to-board connection, a pod may also connect to a carrier via a cable. The Samtec EQCD cable series is compatible with the QSE/QTE connector series and is used for connecting a standard pod to a standard port. The Samtec HQDP cable series is compatible with the QSH-DP/QTH-DP connector series and is used for connecting a transceiver pod to a transceiver port. Both cable series are available in any custom length.

The part numbers in the table below specify a bottom-mount connector for the carrier termination and a top-mount connector for the pod termination. Other connector configurations are available. Refer to the applicable Samtec documentation for details.

Table 8: Standard and Transceiver Cable Part Numbers

<table>
<thead>
<tr>
<th>Pod/Port</th>
<th>Cable Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard</td>
<td>Samtec EQCD-020-xx.xx-TBL-STL-1-B (xx.xx = cable length in inches)</td>
<td>0.8-mm pitch, 40-pin, bottom-side terminal connector (to carrier), top-side socket connector (to pod), pin 1 wired to pin 1, screw mount on both ends</td>
</tr>
<tr>
<td>Transceiver</td>
<td>Samtec HQDP-020-xx.xx-TBL-STL-1-B (xx.xx = cable length in inches)</td>
<td>0.5-mm pitch, 40-pin, bottom-side terminal connector (to carrier), top-side socket connector (to pod), pin 1 wired to pin 1, screw mount on both ends</td>
</tr>
</tbody>
</table>

xx.xx = cable length in inches
3.2. Standard Port Dimensions (Carrier)

The drawing below shows the dimensions of a standard port, including the location of the connector and mounting holes relative to the carrier PCB edge. In this top-down view, the connector is mounted on top of the carrier PCB, and the relative location of a standard pod is indicated by the dashed phantom line.

Note: The diagram below shows the recommended placement of a port on the carrier such that the peripheral hangs off the edge of the carrier. Non-edge placement of a port is allowed but carrier manufacturers should provide additional information to customers to help them evaluate peripheral compatibility.

![Figure 3. Standard Port Dimensions](image-url)
3.3. Standard Pod Dimensions

The drawing below shows the dimensions of a standard pod, including the location of the connector and mounting holes. In this top-down view, the connector is mounted on the bottom side of the pod PCB, and the relative location of the carrier PCB is indicated by the dashed phantom line.

Note: The peripheral length indicated in the figure (70 mm) is recommended. Depending on function and application, more suitable dimensions may be used. This dimension is not required by the standard.

Figure 4. Standard Pod Dimensions
3.4. Transceiver Port Dimensions (Carrier)

The drawing below shows the dimensions of a transceiver port (both TXR-2 and TXR-4), including the location of the connector and mounting holes relative to the carrier PCB edge. In this top-down view, the connector is mounted on top of the carrier PCB, and the relative location of a transceiver pod is indicated by the dashed phantom line.

Note: The diagram below shows the recommended placement of a port on the carrier such that the peripheral hangs off the edge of the carrier. Non-edge placement of a port is allowed but carrier manufacturers should provide additional information to customers to help them evaluate peripheral compatibility.

Figure 5. Transceiver Port Dimensions
3.5. Transceiver Pod Dimensions

The drawing below shows the dimensions of a transceiver pod (both TXR-2 and TXR-4), including the location of the connector and mounting holes. In this top-down view, the connector is mounted on the bottom side of the pod PCB, and the relative location of the carrier PCB is indicated by the dashed phantom line.

Note: The peripheral length indicated in the figure (70 mm) is recommended. Depending on function and application, more suitable dimensions may be used. This dimension is not required by the standard.

Figure 6. Transceiver Pod Dimensions
3.6. Double-wide Pods

In order to accommodate peripherals which require more I/O than is available on a single port, a pod may use a “double-wide” configuration. A double-wide pod attaches to two adjacent ports of the same type on a carrier.

A carrier which accommodates double-wide pods must use a spacing of 2 mm between ports, measured from pod edge to pod edge. This is equivalent to a connector spacing of 47 mm for standard pods and 52 mm for transceiver pods.

Figure 7. Double-Wide Standard Pod Dimensions
3.7. Mechanical Integration with Other Systems

The SYZYGY specification does not provide any requirements or guidelines for integrating carriers and pods with other mechanical systems such as equipment chassis, front panels, cooling systems, etc.

Figure 8. Double-Wide Transceiver Pod Dimensions
4. Electrical

4.1. Electrical Specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>5V supply voltage</td>
<td>+5.0 VDC ±10%</td>
<td>This supply is required, provided by the carrier to the pods.</td>
</tr>
<tr>
<td>5V supply current</td>
<td>2 A max current draw per port; No requirement for minimum current provided by carrier.</td>
<td>Max pod current draw is limited by the max pin current supported by the Samtec mezzanine connector (2 A per pin). The total 5V current provided by the carrier shall be determined by the system designer according to the system parameters (number of ports, expected pod current draw, etc).</td>
</tr>
<tr>
<td>3.3V supply voltage</td>
<td>+3.3 VDC ±5%</td>
<td>This supply is required, provided by the carrier to pods.</td>
</tr>
<tr>
<td>3.3V supply current</td>
<td>2 A max current draw per port; No requirement for min/max current draw provided by carrier.</td>
<td>Max pod current draw is limited by the 2A pin current limit of the Samtec connector.</td>
</tr>
<tr>
<td>VIO supply voltage</td>
<td>Adjustable in 10 mV steps. No requirement for min/max range. ±5% for all voltages</td>
<td>It is recommended that carriers support a VIO range of at least 1.2V - 3.3V.</td>
</tr>
<tr>
<td>VIO supply current</td>
<td>2 A max current draw per port; No requirement for min/max current draw provided by carrier or pod.</td>
<td>The total VIO current provided by the carrier or pod shall be determined by the system designer according to the system parameters (number of ports, expected pod current draw, etc).</td>
</tr>
</tbody>
</table>

4.2. Power Supplies

An SYZYGY system includes three separate power supply domains: 5V, 3.3V, and VIO. All supply voltages are generated on the carrier and provided to the pods. There are no requirements for minimum current provided by any supply. The carrier designer should determine an appropriate current capability according to the relevant parameters of the design (total number of ports, expected pod current draw, etc). A pod is permitted to draw a maximum of 2 A from any power supply voltage. This is determined by the pin current limit of the mezzanine connector.

The 5V and 3.3V supplies may be shared across VIO groups.

4.2.1. VIO Supply

The VIO supply is required on the carrier. Each VIO group must have its own independently-configurable VIO supply. The VIO voltage for a VIO group is configured automatically at startup according to the hardware parameters communicated to the SmartVIO controller from all pods connected to that VIO group. If the pods within a
group do not share a common, compatible VIO voltage, the SmartVIO controller should keep the VIO voltage disabled for that group. The carrier may optionally allow user override of the VIO voltage.

### 4.3. Supply Sequencing

The carrier is required to implement the following power supply sequence:

1. 5V supply is enabled.
2. 3.3V supply is enabled at the same time as 5V or any time after (no timing requirement).
3. After 3.3V is within required regulation, the SmartVIO controller waits at least 100 ms and then queries all connected pods for personality information.
4. After all pods have been queried, the SmartVIO controller configures and enables the VIO supply (no timing requirement).

If a pod requires a specific power supply sequence that cannot be guaranteed by the sequence above, the pod must include the appropriate circuitry for gating and enabling supplies as required. The MCU may be used for this purpose.

### 4.4. Cable Deratings

The current ratings of the EQCD and HQDP cables are lower than the ratings for the associated mating connectors (QSE/QTE and QSH-DP/QTH-DP). The maximum recommended current per pin is shown in the table below.

<table>
<thead>
<tr>
<th>Cable</th>
<th>Maximum Current</th>
</tr>
</thead>
<tbody>
<tr>
<td>EQCD</td>
<td>500 mA per pin</td>
</tr>
<tr>
<td>HQDP</td>
<td>400 mA per pin</td>
</tr>
</tbody>
</table>

The ratings in the above table are published by Samtec, based on a configuration using six adjacent pins powered simultaneously on the cable. To help with heat dissipation, the SYZYGY pinouts are designed to have physical separation between the power supply conductors (+5V, +3.3V, VIO). This may potentially allow higher maximum current per pin than is indicated in the table, but performance is not guaranteed.

Similarly, the maximum rated speeds of the cables are lower than that of the associated mating connectors. Samtec’s published data is shown in the table below. For additional information, refer to the Samtec documentation.

<table>
<thead>
<tr>
<th>Cable (Length)</th>
<th>Maximum Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>EQCD (10&quot;)</td>
<td>5.50 GHz / 11.00 Gbps</td>
</tr>
<tr>
<td>HQDP (10&quot;)</td>
<td>9.50 GHz / 19.00 Gbps</td>
</tr>
</tbody>
</table>
5. SYZYGY DNA

Every peripheral includes an MCU (called the Peripheral MCU or pMCU) for storing its SYZYGY DNA, the characteristics which comprise a pod’s “personality.” This includes information about the peripheral’s SmartVIO compatibility (current load and compatible VIO voltage range) as well as optional information such as manufacturer name, product name and model number, serial number, etc. The pMCU communicates over an I²C bus with the SmartVIO controller. All pods connected to a carrier share a common I²C bus.

The I²C address of each pod is determined by a resistor divider formed between the carrier and the pod. A pull-down resistor R_GA is connected to each port on the carrier. Each port uses a unique resistor value. On the pod, a 10-kΩ pullup resistor is connected from R_GA to +3.3V. The R_GA net is connected to one of the pMCU ADC input pins, and the resulting voltage is used to determine the I²C address of the pod. The recommended standard values for R_GA are shown in the SYZYGY DNA Specification. Resistor tolerance should be 1% or better.

The recommended pMCU is the Atmel ATtiny44A, an 8-bit RISC-based device with 4 KB of program memory and 256 bytes of data EEPROM.

The I²C bus interfaces to the pods using 3.3V logic. Pull-up resistors for the SDA and SCL signals must be present on the carrier. If the I²C interface to the SmartVIO controller operates at a logic voltage other than 3.3V, a bidirectional level translator such as the Texas Instruments PCA9306 may be used on the carrier.

Double-wide peripherals only need to include a single pMCU. This pMCU must be connected to the I²C and R_GA lines from exactly one port. It follows that both ports on a double-wide peripheral must utilize a single VIO voltage and that the carrier treat the peripheral as though it has specified the same VIO on both ports.

Please see the separate SYZYGY DNA Specification document for more information about the features, functionality, and implementation of carrier- and peripheral-side SYZYGY DNA support.
6. LEGAL NOTICE

© 2017 OPAL KELLY INCORPORATED. ALL RIGHTS RESERVED.

This SYZYGY Specification document (this “Document”) is proprietary to Opal Kelly Incorporated (“Opal Kelly”) and/or its successors and assigns.

6.1. CONDITIONS OF USE

Each party that receives a copy of this Document (“Recipient”) via any means and/or in any format acknowledges and agrees that each such Recipient is only permitted to implement and/or use this Document pursuant to a separate license agreement that the Recipient has entered into with Opal Kelly (the “Specification License”). The Document may not be used without first entering into that Specification License. Unauthorized use of this Document is strictly prohibited.

Recipient may make a reference to, or have a citation/footnote that cites, this Document provided the Recipient fully acknowledges Opal Kelly’s copyright ownership of this Document and gives Opal Kelly full copyright attribution. The proper copyright notice for this Document is as follows: “© 2017 OPAL KELLY INCORPORATED. ALL RIGHTS RESERVED.”

Without limiting the foregoing, Recipients of this Document are not permitted to do the following (without first obtaining Opal Kelly’s prior written consent): (i) revise, alter, modify, make derivatives of, or otherwise amend this Document in any way; or (ii) reproduce or copy the Document or transmit the Document to any third party.

SYZYGY™ and Opal Kelly® (among others) are trademarks, service marks and/or trade names (collectively “Marks”) owned by Opal Kelly and all rights are reserved therein. Absent an express grant set forth in a valid and signed Specification License between Opal Kelly and a particular Recipient, nothing in this Document grants (either expressly or impliedly) to any Recipient any right or license to use this Document, any information or other contents in this Document, or any other intellectual property owned or controlled by Opal Kelly (including, without limitation, any of the Marks).

6.2. PROVIDED “AS IS”; DISCLAIMER

THIS DOCUMENT AND ALL INFORMATION CONTAINED HEREIN IS PROVIDED TO ALL RECIPIENTS ON AN “AS IS” BASIS. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, OPAL KELLY (ALONG WITH ALL CONTRIBUTORS TO THIS DOCUMENT) HEREBY DISCLAIM ALL REPRESENTATIONS, WARRANTIES AND/OR COVENANTS, EITHER EXPRESS OR IMPLIED, STATUTORY OR AT COMMON LAW, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, VALIDITY, AND/OR NON-INFRINGEMENT.
7. Appendix A: SYZYGY Compatibility Tables

The documentation for a SYZYGY device should include a table which outlines the compatibility and interoperability with other SYZYGY devices. This information can be helpful to consumers to determine carrier and pod compatibility.

Table 12: Example Carrier Compatibility Table

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Port A</th>
<th>Port B</th>
<th>Port C</th>
<th>Port D</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total 5V Supply Current</td>
<td>2.5 A (shared with USB +5V output)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total 3.3V Supply Current</td>
<td>2 A shared (Ports A and B)</td>
<td>2 A shared (Ports C and D)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VIO Supply Voltage Range</td>
<td>1.2 - 3.3 V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total VIO Supply Current</td>
<td>4 A (VIO Group 1)</td>
<td>4 A (VIO Group 2)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Port Type</td>
<td>Standard</td>
<td>Transceiver (TXR-2)</td>
<td>Standard</td>
<td>Standard</td>
</tr>
<tr>
<td>VIO Groups</td>
<td>Group 1: A, B</td>
<td></td>
<td>Group 2: C, D</td>
<td></td>
</tr>
<tr>
<td>I/O Per Port</td>
<td>28 total (8 DP)</td>
<td>18 total</td>
<td>28 total (8 DP)</td>
<td>28 total (8 DP)</td>
</tr>
<tr>
<td>Length Matching</td>
<td>1557 - 2055 mils</td>
<td>1079 - 1578 mils</td>
<td>2412 - 2505 mils</td>
<td>1220 - 1309 mils</td>
</tr>
<tr>
<td></td>
<td>DP: 10 mils max within pair</td>
<td>DP: 10 mils max within pair; 10 mils max pair-to-pair</td>
<td>DP: 10 mils max within pair</td>
<td>DP: 10 mils max within pair</td>
</tr>
</tbody>
</table>

Table 13: Example Pod Compatibility Table

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type</td>
<td>SYZYGY Standard</td>
</tr>
<tr>
<td>Maximum 5V supply current</td>
<td>500 mA</td>
</tr>
<tr>
<td>Maximum 3.3V supply current</td>
<td>250 mA</td>
</tr>
<tr>
<td>VIO supply voltage(s)</td>
<td>1.8 V, 2.5 V, or 3.3 V</td>
</tr>
<tr>
<td>Maximum VIO supply current</td>
<td>100 mA</td>
</tr>
<tr>
<td>Total number of I/O</td>
<td>12</td>
</tr>
<tr>
<td>Number of differential I/O pairs (Standard pod only)</td>
<td>4</td>
</tr>
<tr>
<td>Width</td>
<td>Single</td>
</tr>
</tbody>
</table>